Error Compensated Fixed Width Modified Booth Multiplier for Multimedia Applications
نویسندگان
چکیده
Many multimedia and digital signal processing systems are desirable to maintain a fixed format and to allow little accuracy loss to output data. The objective of this paper is to design a fixed width modified booth multiplier with high error performance. And the need to derive an effective error compensation function that makes the error distribution more symmetric and centralized in the error equalized to zero. The compensation circuit is mainly composed of simplified sorting network and this can achieve a tiny mean and mean square error as compared to the other circuits. The odd even sorting networks used for error compensation are composed of appropriately connected comparators. The simplified form of sorting network consist of neither NAND, NOR, AND-OR INVERTER (AOI) and OR-AND-INVERTER (OAI). In fixed width modified Booth multiplication, to reduce the number of partial products by a factor of two, modified booth encoding is used. The software used for the simulation of this circuit is Altera-Quartus II. The RTL code is generated using the above software. The implementation of the circuit is done using DE1 board.
منابع مشابه
Block III . PROPOSED ERROR TOLERANT MODIFIED BOOTH MULTIPLIER
Multipliers are the fundamental arithmetic unit in multimedia and digital signal processing applications. The fixed width multipliers are used in those applications where we have to maintain a fixed format and allow a little accuracy loss of output data. In this paper we have proposed a low power technique for high speed modified booth multiplication. Even though modified booth multiplier reduc...
متن کاملLow Complexity and High Accuracy Fixed Width Modified Booth Multiplier
In many high speed Digital Signal Processing (DSP) and multimedia applications, the multiplier plays a very important role because it dominates the chip power consumption and operation speed. In DSP applications, in order to avoid infinite growth of multiplication bit width, it is necessary to reduce the number of multiplication products. Cutting off n-bit Less Significant Bit (LSB) output can ...
متن کاملImplementing the Functional Model of High Accuracy Fixed Width Modified Booth Multiplier
The sustained growth in VLSI technology is fuelled by the continued shrinking of transistor to ever smaller dimension. The benefits of miniaturization are high packing densities, high circuit speed and low power dissipation. Binary multiplier is an electronic circuit used in digital electronics such as a computer to multiply two binary numbers, which is built using a binary adder. A fixed-width...
متن کاملImplementing the Functional Model of High Accuracy Fixed Width Modified Booth
The sustained growth in VLSI technology is fuelled by the continued shrinking of transistor to ever smaller dimension. The benefits of miniaturization are high packing densities, high circuit speed and low power dissipation. Binary multiplier is an electronic circuit used in digital electronics such as a computer to multiply two binary numbers, which is built using a binary adder. A fixed-width...
متن کاملDesign & Implementation of Fixed Width Modified Booth Multiplier Saroj
Multiplication is the main operation in many signal processing algorithms. High accuracy and low power dissipation are the most important objectives in many multimedia and lossy applications such as filtering, convolution, Euclidean distance, fast Fourier transform (FFT).The fixed width multipliers are used to maintain a fixed format and allow a little accuracy loss of output data. In this pape...
متن کامل